SERDESUB-913ROS评估套件

ladou

车载SERDES DS90UB913/914Q FPD-Link III 评估套件包含一个DS90UB913Q串行器电路板和一个DS90UB914Q解串器电路板。采用该串行器／解串器芯片组进行设计的工程师可通过 TI E2E? 社区的高速接口论坛与 TI 专家互动交流。The DS90UB913Q/914Q chipset supports a variety of automotive mega-pixel camera systems over a two (2) wire serial stream.The single differential pair (FPD-Link III) is well-suited for direct connections between an imager and Host Controller/Electronic Control Unit (ECU)/FPGA. The bidirectional control channel of the DS90UB913Q/914Q provides seamless communication between the ECU/FPGA and the imager module. Transmission of a full-duplex high-speed video data (10/12 bits of parallel data, two SYNC bits and PCLK), with transparent bi-directional control channel (I2C) over the same serial video link. Additionally, there are four unidirectional general purpose (GPI and GPO) signal lines from the Deserializer to the Serializer. This interface allows transparent (no dependency of video blanking interval) ,full-duplex communication over a single high-speed differential pair. The Serializer and Deserializer communicate data at PCLK clocks speeds ranging from 10 to 100 MHz and I2C bus rates up to 400 kbps at up to 25 meters cable length over -40 to +105 Deg C.特性

       

• On-board Rosenberger connectors for use with Leoni-Dacar cables (not included)       
  
• Optional single ended coaxial connectors to work with coaxial cables       
  
• Supports a variety of automotive mega-pixel camera systems over a two (2) wire serial stream       
  
• Requires only a single 5V supply       
  
• Power transfer over coax or power transfer over differential pair capability       
  
• Enables high-speed video data transmission, with integrated low latency bi-directional control, over a single twisted pair cable       
  
• Delivers 10/12 bits of parallel data, two SYNC bits and PCLK, with a bidirectional I2C bus control channel       
  
• Four additional unidirectional general purpose (GPI and GPO) signal lines from the Deserializer to the Serializer       
  
• Full-duplex communication and asymmetrical bi-directional control over a single high-speed differential pair, without video blanking intervals       
  
• Transmit data at PCLK clocks speeds, ranging from 10 to 100 MHz       
  
• I2C bus rates up to 400 kbps