hardh264 IP core
一个Vhdl实现的h264 encoder
A hardware h264 video encoder written in VHDL suited to IP cameras and
megapixel cameras. Designed to be synthesized into an FPGA. Initial testing is
using Xilinx tools and FPGAs but it is not specific to Xilinx.
FPGA/DSP
1704 人阅读
|
0 人回复
|
2021-11-19
/3 
